Intel QuickPath Interconnect: История и Эволюция

Processor interconnect developed by Intel
The Intel QuickPath Interconnect (QPI) is a point to point processor interconnect developed by Intel which replaced the front side bus (FSB) in Xeon, Itanium, and certain desktop platforms starting in 2008. It increased the scalability and available bandwidth. Prior to the name's announcement, Intel referred to it as Common System Interface (CSI). Earlier incarnations were known as Yet Another Protocol (YAP) and YAP+. QPI 1.1 is a significantly revamped version introduced with Sandy Bridge EP (Romley platform). QPI was replaced by Intel Ultra Path Interconnect (UPI) in Skylake SP Xeon processors based on LGA 3647 socket.

Although sometimes called a "bus", QPI is a point to point interconnect. It was designed to compete with HyperTransport that had been used by Advanced Micro Devices (AMD) since around 2003. Intel developed QPI at its Massachusetts Microprocessor Design Center (MMDC) by members of what had been the Alpha Development Group, which Intel had acquired from Compaq and HP and in turn originally came from Digital Equipment Corporation (DEC). Intel first delivered it for desktop processors in November 2008 on the Intel Core i7 9xx and X58 chipset. It was released in Xeon processors code named Nehalem in March 2009 and Itanium processors in February 2010 (code named Tukwila). It was supplanted by the Intel Ultra Path Interconnect starting in 2017 on the Xeon Skylake SP platforms.

The QPI is an element of a system architecture that Intel calls the QuickPath architecture that implements what Intel calls QuickPath technology. In its simplest form on a single processor motherboard, a single QPI is used to connect the processor to the IO Hub (e. g., to connect an Intel Core i7 to an X58). In more complex instances of the architecture, separate QPI link pairs connect one or more processors and one or more IO hubs or routing hubs in a network on the motherboard, allowing all of the components to access other components via the network. As with HyperTransport, the QuickPath Architecture assumes that the processors will have integrated memory controllers, and enables a non uniform memory access (NUMA) architecture. Each QPI comprises two 20 lane point to point data links, one in each direction (full duplex), with a separate clock pair in each direction, for a total of 42 signals. Each signal is a differential pair, so the total number of pins is 84. The 20 data lanes are divided onto four "quadrants" of 5 lanes each. The basic unit of transfer is the 80 bit flit, which has 8 bits for error detection, 8 bits for "link layer header", and 64 bits for data. One 80 bit flit is transferred in two clock cycles (four 20 bit transfers, two per clock tick.) QPI bandwidths are advertised by computing the transfer of 64 bits (8 bytes) of data every two clock cycles in each direction. Although the initial implementations use single four quadrant links, the QPI specification permits other implementations. Each quadrant can be used independently. On high reliability servers, a QPI link can operate in a degraded mode. If one or more of the 20+1 signals fails, the interface will operate using 10+1 or even 5+1 remaining signals, even reassigning the clock to a data signal if the clock fails. In post 2009 single socket chips starting with Lynnfield, Clarksfield, Clarkdale and Arrandale, the traditional northbridge functions are integrated into these processors, which therefore communicate externally via the slower DMI and PCI Express interfaces. Thus, there is no need to incur the expense of exposing the (former) front side bus interface via the processor socket. Although the core–uncore QPI link is not present in desktop and mobile Sandy Bridge processors (as it was on Clarkdale, for example), the internal ring interconnect between on die cores is also based on the principles behind QPI, at least as far as cache coherency is concerned.