Пикселдік деректерді жазып қоюдың жазықтық әдісі

In computer graphics, planar is the method of arranging pixel data into several bitplanes of RAM. Each bit in a bitplane is related to one pixel on the screen. Unlike packed, high color, or true color graphics, the whole dataset for an individual pixel is not in one specific location in RAM, but spread across the bitplanes that make up the display. Planar arrangement determines how pixel data is laid out in memory, not how the data for a pixel is interpreted; pixel data in a planar arrangement could encode either indexed or direct color. This scheme originated in the early days of computer graphics. The memory chips of this era can not supply data fast enough on their own to generate a picture on a TV screen or monitor from a large framebuffer. By splitting the data up into multiple planes, each plane can be stored on a separate memory chip. These chips can then be read in parallel at a slower rate, allowing graphical display on modest hardware, like game consoles of the third and fourth generations and home computers of the 80s. The EGA video adapter on early IBM PC computers uses planar arrangement in color graphical modes for this reason. The later VGA includes one non planar mode which sacrifices memory efficiency for more convenient access.

Game consoles with a planar display organization include Sega´s Master System and Game Gear, Nintendo´s NES / SNES, and the PC Engine. The British 8 bit BBC Micro has partial elements of a planar pixel arrangement. The Slovak PP 01 includes a 24KB plane based 8 colour graphics mode with a resolution of 256x256 pixels. The 16 bit Atari ST and Amiga platforms from the 80s and 90s were exclusively based on a planar graphics configuration alongside a powerful blitter. Amiga´s OCS graphics chipset works with 5 bitplanes which allows 2^5=32 colors per pixel, while later models with the AGA chipset can handle eight bitplanes (2^8=256 colors). For the Sinclair (Amstrad) ZX Spectrum computer family and compatible systems, a graphics expansion named HGFX was developed in 2019. In 2022 it was implemented in FPGA based hardware. The HGFX enables a memory organization that is compatible with the original ZX Spectrum system while taking up only 6144 bytes of the original video RAM. In addition, it provides two video buffers, 256 indexed colours, a truecolour palette, and an HDMI output. The HGFX works with eight bitplanes. Currently it is implemented as part of the eLeMeNt ZX computer.

Planar arrangements offer space and time efficiencies over packed arrangements at bit depths that are not powers of 2. As an example, consider 3 bpp (bits per pixel), allowing 8 colors. With planar arrangements, this simply requires 3 planes. With packed arrangements, supporting exactly 3 bpp would require either allowing pixels to cross byte boundaries (incurring time costs due to complications with addressing and unpacking pixels) or padding (incurring space costs, as each byte would store 2 pixels and have 2 unused bits); historically, this is one reason (though not necessarily the main one) packed pixels used bit depths that fit evenly into bytes. Planar arrangements allow for faster bit depth switching: planes are added or discarded and (if colors are indexed) the palette is extended or truncated. Consequently, support for higher bit depths can be added with little to no impact on older software. Ease of bit depth switching also allow elements with different bit depths to be easily used together. A disadvantage of planar arrangements is that more RAM address cycles are needed for scrolling and animations.