DRTE Computer

Early Canadian computer

The DRTE Computer was a transistorized computer built at the Defence Research Telecommunications Establishment (DRTE), part of the Canadian Defence Research Board. It was one of the earlier fully transistorized machines, running in prototype form in 1957, and fully developed form in 1960. Although the performance was quite good, equal to that of contemporary machines like the PDP 1, no commercial vendors ever took up the design, and the only potential sale to the Canadian Navy's Pacific Naval Laboratories, fell through. The machine is currently part of the Canadian national science and technology collection housed at the Canada Science and Technology Museum.

In the early 1950s transistors had not yet replaced vacuum tubes in most electronics. Tubes varied widely in their actual characteristics from tube to tube even of the same model. Engineers had developed techniques to ensure that the overall circuit was not overly sensitive to these changes so they could be replaced without causing trouble. The same techniques had not yet been developed for transistor based systems, they were simply too new. While smaller circuits could be "hand tuned" to work, larger systems using many transistors were not well understood. At the same time transistors were still expensive; a tube cost about $0.75 while a similar transistor cost about $8. This limited the amount of experimentation most companies were able to perform. DRTE was originally formed to improve communications systems, and to this end, they started a research program into using transistors in complex circuits in a new Electronics Lab under the direction of Norman Moody. Between 1950 and 1960, the Electronics Lab became a major center of excellence in the field of transistors, and through an outreach program, the Electronic Component Research and Development Committee, were able to pass on their knowledge to visiting engineers from major Canadian electronics firms who were entering the transistor field. The key development that led to the eventual construction of the computer was Moody's invention of a new type of flip flop circuit, a key component of all computer systems. Moody's design used a P N P N junction, consisting of a PNP and NPN transistor connected back to back. Most machines of the era used Eccles Jordan flip flops; this was originally a tube based concept that was being used by replacing the tubes with transistors. The P N P N circuit offered much higher power output, allowing it to drive a greater number of "downstream" circuits without additional amplifiers. The overall effect was to reduce, sometimes greatly, the total number of transistors needed to implement a digital circuit. Moody published his circuit in 1956. One downside, only realized later, is that the current draw of Moody's flip flop was not balanced, so storing different numbers in them could lead to dramatically different current needs on the power supply. Generally this sort of changing load is something that should be avoided wherever possible to reduce noise generated when the power draw increases or decreases. At very low power levels, as in a computer, these pulses of noise can be as powerful as the signals themselves.

Florida had previously worked with the team building the Manchester Mark 1, and following their lead he designed the DRTE machine with 40 bit words. An instruction was broken down into four 10 bit parts, the instruction and three 10 bit addresses. This allowed a total main memory size of 2^10 = 1024 40 bit words, or 40 kB in modern terminology. Integers used 39 bits and one bit for a sign, while floating point numbers had an 8 bit exponent with one bit for the sign and a 32 bit mantissa with one bit for the sign. Florida felt that the three address instruction format, including the addresses of two parameters and a result, would make programming easier than a register based system. An experimental version of the machine consisted of the basic math unit and memory handling. Construction of the complete system started in 1958 and was completed in 1960. The machine ran on a 5 microseconds/cycle lock, or 200 kHz, fairly competitive for a machine of the era. A floating point add took between 50 and 365 microseconds (μS). The longest instructions, divide or square root, took 5.3 milliseconds (ms) for floating point. Integer adds took about 200 μS, but other operations were handled in subroutines as opposed to hardware and took much longer; an integer division/square root required 8.2 ms for instance.

The computer used core memory for all storage, lacking "secondary" systems such as a memory drum. Normally the memory for a machine would be built up by stacking a number of core assemblies, or "planes", each one holding a single bit of the machine's word. For instance, with a 40 bit word as in the DRTE, the system would use 40 planes of core. Addresses would be looked up by translating each 10 bit address into an X and Y address in the planes; for 1,024 words in the DTRE this needed 32×32 planes. One problem with using core on the DRTE machine was that core required fairly high power in order to operate. Providing such power from transistors, which at the time were low power only, represented a major challenge. Although one solution, commonly used at the time, was to build the core machinery out of tubes, for the DRTE machine this was considered one more challenge in transistor design. The eventual solution, designed primarily by Richard Cobbald, was entirely transistor based, and later patented. Another improvement introduced in their core design involved the handling of the read wire. Reading a location in core works by powering the address in question, as if you wanted to write a "1" to that location. If the core was already holding a "1" nothing will happen. However, if the core was holding a "0", the power will cause the core to change polarity to a "1". The small amount of energy used to do this causes a pulse to be output on a different wire, the read line. So to read data, you write "1" to that location, if a pulse is seen on the read line the location originally held "0", and no pulse means it held "1". One problem with this system is that other cores on the same lines (X or Y) will give off a very small signal as well, potentially masking the signal being looked for. The conventional solution was to wire the read line diagonally back and forth through the plane, so that these smaller signals would cancel out—the positive signal from one would be a negative signal from the next as the wire passed through it in the opposite direction. However this solution also made wiring the core fairly difficult, and considerable amounts of research went into various ways to improve the cost of wiring core. Cobbald's design made what in retrospect seems like an obvious change; the read wire was threaded across the planes instead of one per plane. In this system the read wire really did pass through only one set of powered lines, and the problems of the "extra signal" were avoided completely. It is not entirely surprising that this solution was not hit on before; cores were constructed a plane at a time and then wired together, whereas this method required the entire core to be built before the read wires could be added. The only major downside to the design is that it required more power to run.

I/O device on the DRTE design were extremely limited, consisting of a Flexowriter for output, and a paper tape reader at about 600 CPS for input. In particular, the system added a hardware binary to decimal/decimal to binary converter that was implemented inline with the I/O systems. a new unit that operated on an entire word in parallel was started. This new unit was ready around the same time as the "full version" of the machine (1960–61) and was later retrofitted into the design. This improved speeds by about ten times, for instance, a floating point add improved from 300 μs to only 40, multiplication from 2200 to 180 μs, and a square root from 5300 to 510 microseconds. Integer math was likewise improved by about the same factor, although "complex" arithmetic like multiplication remained in code as opposed to hardware. With the new math unit the machine was faster than the average contemporary system, although slower than "high end" machines like the IBM 7090 by about two to five times. As with any research machine, the DRTE system was used for a number of "household" calculations, as well as the development of a number of simple computer games. These included tic tac toe and hangman, as well as a simple music generator that could play the Colonel Bogey March by attaching a speaker to a particular flip flop.

In the late 1950s the US was in the midst of rolling out the SAGE system, and became interested in the effects of aurora borealis on radar operation. An agreement was eventually signed between the DRB and US Air Force, with the Air Force providing two million dollars to build a radar research center modelled on MIT's Lincoln Laboratory, which had provided much of the US technical lead in radar systems. The DRB proposed a site between five and six hundred miles from the Churchill Rocket Research Range, which was already being used for extensive aurora research with their rocketry program. Such a location would allow the radars to directly measure the effects of aurora on radar by tracking the rocket launches. Eventually a site outside Prince Albert, Saskatchewan was selected; it has been suggested this was due to it being Prime Minister's John Diefenbaker home riding. The new site was opened in June 1959, known as the Prince Albert Radar Laboratory, or PARL. In order to quickly record data during test runs, the DRTE built a custom system known as DAR, the Digital Analyzer and Recorder. DAR was a fairly high priority project, and some of the manpower originally working on the DRTE computer were put on DAR instead. The machine itself consisted of a non programmable computer that read the data into 40,000 bits of core memory, tagged it with timecode and other information, and then wrote it to magnetic tape. DAR was used for a number of years, and had to be rebuilt after a fire in 1962.

In 1958 the DRB sent a proposal to NASA to launch a "topside sounder", which would take measurements of the Earth's ionosphere from space. This was a topic of some importance at the time; the DRB was conducting a major ionospheric research program in order to build a very long distance communications system (which would later be used on the Mid Canada Line and DEW Line). The various US agencies that commented on the system were highly sceptical that the DRB could build such a device, but suggested they do so anyway as a backup to their own much simpler design. In the end the US design ran into lengthy delays, and the "too advanced" Canadian design was eventually launched in 1962 as Alouette I. While Alouette was being designed, a major question about the lifetime of the solar cells powering the system came to be solved on the DRTE computer. They developed a program that simulated the effects of precession on the satellite's orbit, and used this information to calculate the percentage of time that sunlight fell on it. The result proved the system would have more than enough power. While it was designed with a lifetime of only one year, Alouette I eventually ran for ten years before being shut off. The computer was also put into use generating tracking commands for the receiver dish antenna in Ottawa that downloaded data from Alouette. The antenna could not track through "straight up", and had to be rotated 180 degrees to track back down to the opposite horizon. The movement was controlled by a simple system reading a paper tape. The computer produced tapes so the dish would be slowly rotated as it tracked the satellite, thereby guaranteeing no "dead time". Eventually a library of tapes was built up for any possible pass.